# RTX-02D SINGLE 8255 CARD

#### 1. INTRODUCTION

THE RTX-02D SINGLE 8255 CARD IS A PROGRAMABLE INPUT/OUTPUT INTER-FACE FOR IBM PC/XT/AT OR COMPATIBLE COMPUTER. THIS CARD CONTAINS 24 I/O LINE, ALL MODES OF OPERATION ARE SOFTWARE PROGRAMABLE. THE BOARD'S BASE I/O ADDRESS IS JUMPER SELECTABLE TO ONE OF EIGHT I/O LOCATION. ALL EXTERNAL I/O WITH THE RTX-02D IS DONE THROUGH A 25-PIN FEMALE CONNECTOR. THAT IS ACCESSIBLE THROUGH THE REAR PANEL OF THE COMPUTER AFTER THE BOARD IS INSTALLED.

#### 2. INSTALLATION

BASE ADDRESS SELECTION (JP1) : &H200 - &H203

&H240 - &H243

&H280 - &H283

&H2C0 - &H2C3

&H300 - &H303

&H340 - &H343

&H380 - &H383

&H3C0 - &H3C3

RTX-02D SYSTEM BOARD DEFAULT &H200 - &H203

&H200 - PORT A READ WRITE BUFFER

&H201 - PORT B READ WRITE BUFFER

&H202 — PORT C READ WRITE BUFFER

&H203 - 8255 CONTROL REGISTER

### 3. RTX-02D DEMO PROGRAM LIST

100 REM \* RTX-02D SINGLE 8255 CARD DEMO PROGRAM \*

110 SCREEN 0,0,0: WIDTH 80,25: KEY OFF: CLS

120 PORT = & H200

130 OUT PORT + 3, &H80

140 A = 0

150 FOR I = 0 TO 2

160 OUT PORT +I, A

170 NEXT I

180 FOR DELAY = 0 TO 1000: NEXT DELAY

190 A = &HFF

200 FOR I=0 TO 2

210 OUT PORT +I, A

220 NEXT I

230 GOTO 120

### 4. I/O CONNECTOR

#### P1 PIN ASSIGNMENTS

•			
1	PA0	14	PB5
2	PA1	15	PB6
3	PA2	16	PB7
4	PA3	17	PC0
5	PA4	18	PC1
6	PA5	19	PC2
7	PA6	20	PC3
8	PA7	21	PC4
9	PB0	22	PC5
10	PB1	23	PC6
11	PB2	24.	PC7
12	PB3	25	GND
13	PB4		

# APPRADIX A MPD8255A-2 MDD8255A-5

### PROGRAMMABLE PERIPHERAL INTERFACES


### DESCRIPTION

THE μPD8255A IS A GENERAL PURPOSE PROGRAMMABLE INPUT/OUTPUT DEVICE DESIGNED FOR USE WITH THE 8080A/8085A MICROPROCESSORS. TWENTY-FOUR (24) I/O LINES MAY BE PROGRAMMED IN TWO GROUPS OF TWELVE (GROUP I AND GROUP II) AND USED IN THREE MODES OF OPERATION. IN THE BASIC MODE, (MODE 0), EACH GROUP OF TWELVE I/O PINS MAY BE PROGRAMMED IN SETS OF 4 TO BE INPUT OR OUTPUT. IN THE STROBED MODE, (MODE 1), EACH GROUP MAY BE PROGRAMMED TO HAVE 8 LINES OF INPUT OR OUTPUT. THREE OF THE REMAINING FOUR PINS IN EACH GROUP ARE USED FOR HANDSHAKING STROBES AND INTERRUPT CONTROL SIGNALS. THE BI-DIRECTIONAL BUS MODE, (MODE 2), USES THE 8 LINES OF PORT A FOR A BI-DIRECTIONAL BUS, AND FIVE LINES FROM PORT C FOR BUS CONTROL SIGNALS. THE μPD8255A IS PACKAGE IN 40-PIN PLASTIC DUAL-IN-LINE PACKAGES.

### **FEATURES**

- FULL COMPATIBLE WITH THE 8080A/8085 MICROPROCESSOR FAMILIES
- ALL INPUTS AND OUTPUTS TTL COMPATIBLE
- 24 PROGRAMMABLE I/O PINS
- DIRECT BIT SET/RESET EASES CONTROL APPLICATION INTERFACES
- 8 4 mA DARLINGTON DRIVE OUTPUTS FOR PRINTERS AND DISPLAYS.
- LSI DRASTICALLY REDUCES SYSTEM PACKAGE COUNT
- STANDARD 40-PIN DUAL-IN-LINE PLASTIC.

# PIN CONFIGURATION



PIN NAMES

D7-D0	Deta Bus (Bi-Directional)
RESET	Reset Input
<del>ÇS</del>	Chip Select
RÕ	Read Input
WR	Write Input
Ao. Ai	Port Address
PA7-PA0	Port A (Bit)
PB7-PB0	Port B (Bit)
PC7-PC0	Port C (Bit)
Vcc	+5 Volts
GND	0 Volts

# APPINDIX B µPD8255A

#### **FUNCTIONAL DESCRIPTION**

#### **GENERAL**

THE  $\mu$ PD8255A PROGRAMMABLE PERIPHERAL INTERFACE (PPI) IS DESIGNED FOR USE IN 8080A/8085A MICROPROCESSOR SYSTEMS. PERIPHERAL EQUIPMENT CAN BE EFFECTIVELY AND EFFICIENTLY INTERFACED TO THE 8080A/8085A DATA AND CONTROL BUSSES WITH THE  $\mu$ PD8255A. THE  $\mu$ PD8255A IS FUNCTIONALLY CONFIGURED TO BE PROGRAMMED BY SYSTEM SOFTWARE TO AVOID EXTERNAL LOGIC FOR PERIPHERAL INTERFACES.

#### DATA BUS BUFFER

THE 3-STATE, BIDIRECTIONAL, 8-BIT DATA BUS BUFFER ( $D_0$ - $D_7$ ) OF THE  $\mu$ PD8255A CAN BE DIRECTLY INTERFACED TO THE PROCESSOR'S SYSTEM DATA BUS ( $D_0$ - $D_7$ ). THE DATA BUS BUFFER IS CONTROLLED BY EXECUTION OF IN AND OUT INSTRUCTIONS BY THE PROCESSOR. CONTROL WORLDS AND STATUS INFORMATION ARE ALSO TRANSMITTED VIA THE DATA BUS BUFFER.

#### **READ/WRITE AND CONTROL LOGIC**

THIS BLOCK MANAGES ALL OF THE INTERNAL AND EXTERNAL TRANSFERS OF DATA, CONTROL AND STATUS. THROUGH THIS BLOCK, THE PROCESSOR ADDRESS AND CONTROL BUSSES CAN CONTROL THE PERIPHERAL INTERFACES.

## CHIP SELECT, CS, PIN 6

A LOGIC LOW, VIL, ON THIS INPUT ENABLES THE µPD8255A FOR COMMUNICATION WITH THE 8080A/8085A.

## READ, RD, PIN 5

A LOGIC LOW, VIL, ON THIS INPUT ENABLES THE µPD8255A TO SEND DATA OR STATUS TO THE PROCESSOR VIA THE DATA BUS BUFFER.

# WRITE, WR, PIN 36

A LOGIC LOW VIL., ON THIS INPUT ENABLES THE DATA BUS BUFFER TO RECEIVE DATA OR CONTROL WORDS FROM THE PROCESSOR.

# PORT SELECT 0, A<sub>0</sub>, PIN 9 PORT SELECT 1, A<sub>1</sub>, PIN 8

THESE TWO INPUTS ARE USED IN CONJUNCTION WITH CS, RD, AND WR TO CONTROL THE SELECTION OF ONE OF THREE PORTS ON THE CONTROL WORD REGISTER.

AO AND A1 ARE USUALLY CONNECTED TO AO AND A OF THE PROCESSOR ADDRESS BUS.

#### **RESET PIN 35**

A LOGIC HIGH, V<sub>IH</sub>, ON THIS INPUT CLEARS THE CONTROL REGISTER AND SETS PORTS, A, B, AND C TO THE INPUT MODE. THE INPUT LATCHES IN PORTS A, B, AND C ARE NOT CLEARED.

#### **GROUP I AND GROUP II CONTROLS**

THROUGH AN OUT INSTRUCTION IN SYSTEM SOFTWARE FROM THE PROCESSOR, A CONTROL WORD IS TRANSMITTED TO THE  $\mu PD8255A$ . INFORMATION SUCH AS ''MODE,'' ''BIT SET,'' AND ''BIT RESET'' IS USED TO INITIALIZE THE FUNCTIONAL CONFIGURATION OF EACH I/O PORT. \_

EACH GROUP (I AND II) ACCEPTS "COMMANDS" FROM THE READ/WRITE CONTROL LOGIC AND "CONTROL WORDS" FROM THE INTERNAL DATA BUS AND IN TURN CONTROLS ITS ASSOCIATED I/O PORT.

EACH GROUP (I AND II) ACCEPTS "COMMANDS" FROM THE READ/WRITE CONTROL LOGIC AND "CONTROL WORDS" FROM THE INTERNAL DATA BUS AND IN TURN CONTROLS ITS ASSOCIATED I/O PORTS.

GROUP I — PORT A AND UPPER PORT C (PC7-PC4)
GROUP II — PORT B AND LOWER PORT C (PC3-PC0)

WHILE THE CONTROL WORLD REGISTER CAN BE WRITTEN INTO, THE CONTENTS CANNOT TO READ BACK TO THE PROCESSOR.

#### PORTS A, B, AND C

THE THREE 8-BIT I/O PORTS (A, B, AND C) IN THE µPD8255A CAN ALL BE CONFIGURED TO MEET A WIDE VARIETY OF FUNCTIONAL REQUIREMENTS THROUGH SYSTEM SOFTWARE. THE EFFECTIVENESS AND FLEXIBILITY OF THE µPD8255A ARE FURTHER ENHANCED BY SPECIAL FEATURES UNIQUE TO EACH OF THE PORTS.

PORT A = AN 8-BIT DATA OUTPUT LATCH/BUFFER AND DATA INPUT LATCH.


PORT B = 8-BIT DATA INPUT/OUTPUT LATCH/BUFFER AND AN 8-BIT DATA INPUT BUFFER.

PORT C = AN 8-BIT OUTPUT LATCH/BUFFER AND A DATA INPUT BUFFER (INPUT NOT LATCHED)

PORT C MAY BE DIVIDED INTO TWO INDEPENDENT 4-BIT CONTROL AND STATUS PORTS FOR USE WITH PORTS A AND B.

# APPENDIX C µPD8255A

### **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS\***

OPERATING TEMPERATURE	0°C TO +70°C
STORAGE TEMPERATURE	
VOLTAGE ON ANY PIN WITH RESPECT	
T0 Vss	-0.5 TO +7 VOLTS
NOTE: 1) WITH RESPECT TO VSS	
$T_a = 25^{\circ}C$	

8.

\*COMMENT: STRESS ABOVE THOSE LISTED UNDER "ABSOLUTE MAXIMUM RATINGS" MAY CAUSE PERMANENT DAMAGE TO THE DEVICE. THIS IS STRESS RATING ONLY AND FUNCTIONAL OPERATION OF THE DEVICE AT THESE OR ANY OTHER CONDITIONS ABOVE THOSE INDICATED IN THE OPERATIONAL SECTIONS OF THIS SPECIFICATION IS NOT IMPLIED. EXPOSURE TO ABSOLUTE MAXIMUM RATING CONDITIONS FOR EXTENDED PERIODS MAY AFFECT DEVICE RELIABILITY.

#### DC CHARACTERISTICS

 $Ta = 0^{\circ}C TO + 70^{\circ}C; Vcc = +5V \pm 10\%; Vss = 0V$ 

		LIMITS				
	·	μPC	8255A		TEST	
PARAMETER	SYMBOL	MIN MAX		UNIT		
Input Low Voltage	VIL	-0.5	8.0	V		
Insul Hegh Vallage	VIH	2	Vcc	٧		
Output Low Voltage	VOL		0.45	٧	2	
Output High Voltage	νон	2.4		V		
Darlington Drive Current	<b>чон</b> ①	-1	-4	mΑ	VEXT = 1.5V, REXT = 7500	
Power Supply Current	lcc		120	mA	VCC * +5V. Output Open	
Input Leakage Current	<sup>1</sup> LIH		10	μА	VIN . VCC	
Cont. Labor Co. Co.			-10	uA	VM-04V	
Output Leakage Current	LOH		±10	μA	VOUT - VCC: CS - 2.0V	
Output Leakage Current	ILOL		-10	••	VOUT + 64V. CS + 2.0V	

- NOTES: ① ANY SET OF EIGHT (8) OUTPUTS FROM EITHER PORT A,B, OR C CAN SOURCE 4 mA IR TO 1.5V.
  - ② IOL = 2.5 mA FOR DB PORT; 1.7mA FOR PARIPHERAL
  - ③ IOH =  $-400\mu$ A FOR dB PORT;  $-200\mu$ A FOR PERIPHERAL PORTS

# **CAPACITANCE**

Ta = 25°C; Vcc = Vss = OV

		LIMIT	S			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	ρF	fc = 1 MHz
I/O Capacitance	C1/O			20	pF	Unmeasured pins returned to VSS


# $\Lambda DDENDIX D \mu DD8255 \Lambda$

# **AC CHARACTERISTICS**

 $Ta = 0^{\circ}C TO + 70^{\circ}C; Vcc = +5V \pm 5\%; Vss = 0V$ 

<u> </u>		8266A-2 LIMITS		8255A-5 LIMITS			TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Address Stable Before READ	IAR	0		0		Pi4	
Address Stable After READ	ЧA	0		0		ñs	
HEAT Pulse Width	IRR	200		20		710	
Data Velid From READ	IRD		140		170	nş	CL = 150 pF
Com Flort After 11 (A)	TOF	10	100	10	100	P0 T8	C <sub>L</sub> = 100 pf C <sub>L</sub> = 15 pF
Time Between READS and/WRITES	<sup>t</sup> RV	200		850		THE	2
			WRITE				
Address Statile Before WRITE	1AW	0		Ď		<b>nt</b>	
Address Stable After WRITE	₩A.	20		20		ns .	
WHITE P. Jan Woods	Nest.	200		250		M	
Date Valid to WRITE (T.E.)	†DW	100		100		D4	
Date Valid After WRITE	WD.	0		0		P-0	
		ОТН	ER TIMIR	IG			<b>—</b> ———————————————————————————————————
WA - 0 To Output	twe		350		350	_ ∩s	CL = 150 pF
Company of the Carlos Mills	118	•		0		re.	
Peripheral Data After RD	<sup>‡</sup> HR	Q	<u> </u>	0.		ns ns	
	TAK	300		300		n	
STB Pulse Width	<sup>1</sup> ST	350		350	1	As	<u> </u>
For Date Better T.E. Cl. 577	148	0		0		<b>M</b>	
Per, Deta After T.E. Of STB	ФН	150		150	<u> </u>	THE .	
ACR = 0 To Cusput	<b>VAD</b>		300		300	Trail	Ct = 150 pF
ACK = 0 To Output Floet	\$KD	20	250	20	250	7NB	CL = 50 pF CL = 15 pF
WK-17aber-0	****		300		680	114	<u>.</u>
ACR - 0 To OBF - 1	4AOB		350		350	714	<u> </u>
578 - 0 To 18P - 1	<sup>1</sup> 518		300		300	<b>**</b>	<u>.</u>
AD - 1 Te IBF = 0	TRIB		300		300	ns	Ţ
MB-0 To INTH-0	16IT		400		400	ne .	
STB = 1 to INTR = 1	tsiT		300		300	798	Cլ = 160 թհ
ACK - 1 To INTR - 1	LAIT		350		350	†A E	.1
WR - 0 To INTR - 0	₩IT		450		850	ns.	CL = 150 pF ③


NOTE: ① PERIOD OF RESET PULSE MUST BE AT LEAST 50 µS DURING OR AFTER POWER ON. SUBSEQUENT RESET PULSE CAN BE 500 NS MIN



3 INTR 1 MAY OCCUR AS EARLY AS WRI


#### AC TESTING INPUT, OUTPUT WAVEFORM

#### Input/Output



AC TESTING; INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC 1 AND 0.45V FOR A LOGIC 0. TIMING MEASUREMENTS ARE MADE AT 2.0V FOR a LOGIC 1 AND 0.8V FOR A LOGIC 0,


#### **AC TESTING LOAD CIRCUIT**




VEXT IS SET AT VARIOUS VOLTAGE DURING TESTING TO QUARANTEE THE SPECITICATION.

# ΑΡΡΙΝΟΙΧ Ε μΕΡΟ8255Α

### **TIMING WAVEFORMS**




BASIC INPUT (READ)



BASIC OUTPUT (WRITE)


# MODE 1



# APPENDIX F µPD8255A

# TIMING WAVEFORMS (CONT.)

MODE2



NOTE: ① ANY SEQUENCE WHERE  $\overline{WR}$  OCCURS BEFORE  $\overline{ACK}$  AND  $\overline{STB}$  OCCURS BEFORE  $\overline{RD}$  IS PERMISSIBLE.

(INTR = 1 BF,  $\overline{MASK} \times \overline{STB} \times \overline{RD} + \overline{OBF} \times \overline{MASK} \times \overline{ACK} \times \overline{WR}$ )

② WHEN THE  $\mu PD$  8255A IS SET TO MODE 1 OR 2,  $\overline{OBF}$  IS RESET TO BE HIGH (LOGIC 1).

THE µPD8255A CAN BE OPERATED IN MODES (0, 1 OR 2) WHICH ARE SELECTED BY APPROPRIATE CONTROL WORDS AND ARE DETAILED BELOW.

#### MODE 0

MODE O PROVIDES FOR BASIC INPUT AND OUTPUT OPERATIONS THROUGH EACH OF THE PORTS A, B, AND C. OUTPUT DATA IS LATCHED AND INPUT DATA FOLLOWS THE PERIPHERAL. NO "HAND-SHAKING" STROBES ARE NEEDED.

16 DIFFERENT CONFIGURATIONS IN MODE O
TWO 8-BIT PORTS AND TWO 4-BIT PORTS
INPUT ARE NOT LATCHED OUTPUTS ARE LATCHED

#### MODE 1

MODE 1 PROVIDES FOR STROBED INPUT AND OUTPUT OPERATIONS WITH DATA TRANSFERRED THROUGH PORT A OR B AND HANDSHAKING THROUGH PORT C. TWO I/O GROUPS (I AND II)

BOTH GROUPS CONTAIN AN 8-BIT DATA PORT AND A 4-BIT CONTROL/DATA PORT BOTH 8-BIT DATA PORTS CAN BE EITHER LATCHED INPUT OR LATCHED OUTPUT

#### MODE 2

MODE 2 PROVIDES FOR STROBED BIDIRECTIONAL OPERATION USING  $PA_{0-7}$  AS THE BIDRECTIONAL LATCHED DATA BUS.  $PC_{3-7}$  IS USED FOR INTERRUPTS AND "HANDSHAK" BUS FLOW CONTROLS SIMILAR TO MODE 1. NOTE THAT  $PB_{0-7}$  and  $PC_{0-2}$  May be defined as mode 0 or 1, input or output in conjunction with port a in mode 2.

AN 8-BIT LATCHED BIDIRECTIONAL BUS PORT ( $PA_{O-7}$ ) AND A 5-BIT CONTROL PORT ( $PC_{3-7}$ )

BOTH INPUTS AND OUTPUTS ARE LATCHED
AN ADDITIONAL 8-BIT INPUT OR OUTPUT PORT WITH A 3-BIT CONTROL PORT

# APPENDIX G µPD8255A

### **BASIC OPERATION**

INPUT OPERATION (READ)									
A	Ao	ŔŌ	WA	⋶ <b>š</b>					
0	0	٥	1	0	PORT A- DATA BUS				
0	1	0		0	PORT B DATA BUS				
1	0	0	1	0	PORT C DATA BUS				


OUTPUT OPERATION (WRITE)							
Aı	Ao	ЯĎ	WR	ČŠ			
0_	0	ĵ	0	0	DATA BUS PORT A		
0			0	0	DATA BUSPORT B		
1	0		0	Ō	DATA BUS PORT C		
		1	0	0	DATA BUS CONTROL		

	DISABLE FUNCTION									
At	Ag	RĎ	WR	CS						
×	×	×	×		DATA BUS					
×	×	1	1	0	DATA BUS					
			, 		HIGH Z STATE					

NOTES: ① X MEANS "DO NOT CARE"

② ALL CONDITIONS NOT LISTED ARE ILLEGAL AND SHOULD BE AVOIDED.

# **FORMATS**



BIT SET AESET

BIT SELECT

BIT SET/RESET FLAG

0 - ACTIVE

1 5ET

O : RESET